Title: NROM FLASH MEMORY WITH A HIGH-PERMITTIVITY GATE DIELECTRIC

IN THE CLAIMS

- 1. (currently amended) An NROM memory transistor comprising:
 - a substrate having a plurality of source/drain regions, the source/drain regions having a different conductivity type than the remainder of the substrate;
 - a nanolaminate gate dielectric formed on top of the substrate substantially between the plurality of source/drain regions, the gate dielectric comprising an oxide-nitride-high-k dielectric composition of one of oxide nitride Al₂O₃[[,]] and oxide nitride HfO₂, or oxide nitride ZrO₂; and
 - a control gate formed on top of the gate dielectric.
- 2-34. (Canceled)
- 35. (new) The transistor of claim 1 wherein the plurality of source/drain regions are comprised of an n+ type doped silicon.
- 36. (new) The transistor of claim 1 wherein the control gate is a polysilicon material.
- 37. (new) The transistor of claim 1 wherein the substrate is comprised of p-type silicon.
- 38. (new) The transistor of claim 1 wherein the nanolaminate gate dielectric is fabricated using atomic layer deposition.
- 39. (new) The transistor of claim 1 wherein the nanolaminate gate dielectric is fabricated using an evaporation technique.
- 40. (new) The transistor of claim 1 wherein the nanolaminate gate dielectric is fabricated using a combination of an atomic layer deposition and an evaporation technique.
- 41. (new) A non-volatile memory device comprising:

 a memory array comprising a plurality of NROM memory transistors, each transistor comprising:

Serial No. 10/775,908 Title: NROM FLASH MEMORY WITH A HIGH-PERMITTIVITY GATE DIELECTRIC

> a substrate having a pair of source/drain regions, the source/drain regions having a different conductivity type than the remainder of the substrate;

- a nanolaminate gate dielectric formed over the substrate substantially between the pair of source/drain regions, the gate dielectric comprising an oxidenitride-high-k dielectric composition of one of oxide – nitride – Al₂O₃ and oxide – nitride – HfO₂; and
- a control gate formed over the gate dielectric.
- 42. (new) The memory device of claim 41 wherein the pair of source drain regions are n+ doped regions in a p-type substrate.
- 43. (new) The memory device of claim 41 wherein the substrate is silicon and the control gate is polysilicon.
- 42. (new) An electronic system comprising:
 - a processor that generates control signals; and
 - a memory device with a memory array coupled to the processor, the array comprising a plurality of NROM memory cells, each NROM memory cell comprising:
 - a substrate having a plurality of source/drain regions, the source/drain regions
 - having a different conductivity than the remainder of the substrate;
 - a nanolaminate gate dielectric formed over the substrate substantially between
 - each pair of the plurality of source/drain regions, the gate dielectric
 - comprising an oxide-nitride-high-k dielectric composition of one of oxide
 - nitride Al₂O₃ and oxide nitride HfO₂; and
 - a control gate formed over the oxide insulator.